did-you-know? rent-now

Amazon no longer offers textbook rentals. We do!

did-you-know? rent-now

Amazon no longer offers textbook rentals. We do!

We're the #1 textbook rental company. Let us show you why.

9781596932715

Substrate Noise Coupling in Analog/Rf Circuits

by ; ; ;
  • ISBN13:

    9781596932715

  • ISBN10:

    1596932716

  • Edition: 1st
  • Format: Hardcover
  • Copyright: 2010-03-31
  • Publisher: Artech House
  • Purchase Benefits
  • Free Shipping Icon Free Shipping On Orders Over $35!
    Your order must be $35 or more to qualify for free economy shipping. Bulk sales, PO's, Marketplace items, eBooks and apparel do not qualify for this offer.
  • eCampus.com Logo Get Rewarded for Ordering Your Textbooks! Enroll Now
List Price: $109.00
  • Digital
    $122.63
    Add to Cart

    DURATION
    PRICE

Supplemental Materials

What is included with this book?

Summary

This practical resource offers you detailed guidance on the impact of substrate noise on a wide range of circuits operating from baseband frequencies up to mm-wave frequencies. This unique book presents case studies to illustrate that careful modeling of the assembly characteristics and layout details is required to bring simulations and measurements into agreement. You learn how to use a proper combination of isolation structures and circuit techniques to make analog/RF circuits more immune to substrate noise.

Author Biography

Stephane Bronckers is currently an EMC specialist at Laborelec, which is part of the GDF Suez Group. Dr. Bronckers has been a research assistant in the Department of Fundamental Electricity and Instrumentation at the Vrije Universiteit Brussels (VUB) and has worked at the Interuniversity Microelectronics Center (IMEC). He received an M.Sc. and a Ph.D. from the VUB. Geert Van der Plas is a principal scientist at the Interuniversity Microelectronics Center (IMEC) in Belgium. He received an M.Sc. and a Ph.D. from the Katholieke Universities Leuven, Belgium. Gerd Vandersteen is a professor in the Department of Electrical Measurement (ELEC) at the Vrije Universities Brussels, where he received a Ph.D. in electrical engineering. Yves Rolain is a professor in the Department of Electrical Measurement (ELEC) at the Vrije Universiteit Brussels, where he received an M.S. in computer sciences and a Ph.D. in applied sciences.

Table of Contents

Forewordp. xiii
Prefacep. xv
Acknowledgmentsp. xvii
Introductionp. 1
Introduction and Motivationp. 1
Book overviewp. 4
Referencesp. 5
Substrate Noise Propagationp. 7
Introductionp. 7
Modeling the Substratep. 8
Analytical Resistance Calculation Between Two Contactsp. 9
Finite Difference Methodp. 13
Finite Element Methodp. 17
The Substrate Modeled with FDMp. 19
Experimental Descriptionp. 19
Analysis of the Substrate Noise Propagationp. 20
Conclusionsp. 27
The Substrate as a Finite Element Modelp. 28
Simulation Methodologyp. 28
Dealing with N-Doped Regionsp. 30
Simulation Setup for the Test Structurep. 33
Comparisonp. 33
Conclusionsp. 33
Conclusionsp. 34
Referencesp. 36
Passive Isolation Structuresp. 39
Introductionp. 39
Overview and Description of the Different Types of Passive Isolation Structuresp. 40
The Template Layoutp. 42
Integrating the Different Types of Guard Ringsp. 43
Simulation Setupp. 44
Prediction and Understanding of Guard Ringsp. 44
Reference Structurep. 45
P-Well Block Isolationp. 47
N-Well Isolationp. 50
P+ Guard Ring Shieldingp. 52
Triple Well Shieldingp. 56
Comparison and Conclusionp. 60
Design of an Efficient P+ Guard Ringp. 65
Impedance of the Ground Interconnectp. 65
Width of the P+ Guard Ringp. 67
Distance to the Victimp. 70
Guidelines for Good P+ Guard Ring Designp. 75
Conclusionsp. 76
Referencesp. 77
Noise Coupling in Active Devicesp. 79
Introductionp. 79
Substrate Noise Impact on Analog Designp. 80
Impact Simulation Methodologyp. 82
EM Simulationp. 83
Circuit Simulationp. 86
Transistor Test Benchp. 86
Description of the Transistor Under Testp. 87
Modeling the Transistor Test Benchp. 87
Experimental Validationp. 92
Substrate Noise Coupling Mechanisms in a Transistorp. 92
Analyzing the Different Coupling Mechanisms in a Transistorp. 94
Description and Measurement of the Device Under Testp. 97
Modeling Different Substrate Noise Coupling Mechanismsp. 100
Quantifying the Different Substrate Noise Coupling Mechanismsp. 104
Experimental Validation of the Substrate Noise Coupling Mechanismsp. 106
Conclusionsp. 108
Referencesp. 109
Measuring the Coupling Mechanisms in Analog/RF Circuitsp. 111
Introductionp. 111
Measurement-Based Identification of the Dominant Substrate Noise Coupling Mechanismsp. 114
Measurement of the Different Spursp. 115
Sensitivity Functionsp. 116
Determining the Influence of the PCBp. 118
Example: 900 MHz LC-VCOp. 119
Description of the LC-VCOp. 119
Substrate Sensitivity Measurementsp. 120
Revealing the Dominant Coupling Mechanism for FM Spursp. 123
Revealing the Dominant Coupling Mechanism for AM Spursp. 128
Influence of the PCB Decoupling Capacitors on the Substrate Noise Impactp. 130
Conclusionsp. 132
Study of the Coupling Mechanisms Between a Power Amplifier and an LC-VCOp. 133
Description of the Design of the PPA and the LC-VCOp. 135
Coupling Mechanisms Between the PPA and the LC-VCOp. 137
Measuring the Dominant Coupling Mechanismsp. 142
Conclusionsp. 146
Conclusionsp. 148
Referencesp. 148
The Prediction of the Impact of Substrate Noise on Analog/RF Circuitsp. 151
Introductionp. 151
The Substrate Modeled with FDMp. 152
Impact Simulation Methodologyp. 152
Prediction of the Impact of Substrate Noise from DC Up to LO Frequencyp. 156
Experimental Validation of the Simulation Methodologyp. 160
Conclusionsp. 162
Substrate Modeled by the FEM Methodp. 163
Impact Simulation Methodologyp. 163
Prediction of the Impact of Substrate Noisep. 166
Verification with Measurementsp. 170
Conclusionsp. 172
Techniques to Reduce Substrate Noise Couplingp. 173
Layout Techniques to Reduce the Substrate Noise Couplingp. 174
Circuit Techniques to Reduce the Substrate Noise Couplingp. 175
3D Stacking as a Solution to Substrate Noise Issuesp. 179
Separated Analog/Digital Groundp. 185
Shared Analog/Digital Groundp. 186
Experimental Validationp. 186
Conclusionsp. 190
Conclusionsp. 191
Referencesp. 192
Noise Coupling in Analog/RF Systemsp. 195
Introductionp. 195
Impact Simulation Methodologyp. 196
EM Simulationp. 198
Parasitic Extractionp. 200
Circuit Simulationp. 200
Analyzing the Impact of Substrate Noise in Analog/RF Systemsp. 201
Analysis of the Propagation of Substrate Noisep. 202
Analyzing the Substrate Noise Couplingp. 202
Substrate Noise Impact on a 48-53 GHz LC-VCOp. 203
Description of the LC-VCOp. 203
Simulation Setupp. 203
Conclusionp. 207
Impact of Substrate Noise on a DC to 5 GHz Wideband Receiverp. 208
Description of the Wideband Receiverp. 208
Simulation Setupp. 211
Parasitic Extractionp. 214
Circuit Simulationp. 214
Revealing the Dominant Coupling Mechanismp. 215
Experimental Verificationp. 220
Conclusions and Discussionp. 222
Conclusionsp. 222
Discussionp. 223
Referencesp. 224
Narrowband Frequency Modulation of LC-Tank VCOsp. 227
Port Conditionsp. 231
List of Acronymsp. 233
About the Authorsp. 237
Indexp. 239
Table of Contents provided by Ingram. All Rights Reserved.

Supplemental Materials

What is included with this book?

The New copy of this book will include any supplemental materials advertised. Please check the title of the book to determine if it should include any access cards, study guides, lab manuals, CDs, etc.

The Used, Rental and eBook copies of this book are not guaranteed to include any supplemental materials. Typically, only the book itself is included. This is true even if the title states it includes any access cards, study guides, lab manuals, CDs, etc.

Rewards Program