did-you-know? rent-now

Amazon no longer offers textbook rentals. We do!

did-you-know? rent-now

Amazon no longer offers textbook rentals. We do!

We're the #1 textbook rental company. Let us show you why.

9781402073991

Parasitic-Aware Optimization of Cmos Rf Circuits

by ; ;
  • ISBN13:

    9781402073991

  • ISBN10:

    1402073992

  • Format: Hardcover
  • Copyright: 2003-03-01
  • Publisher: Kluwer Academic Pub

Note: Supplemental materials are not guaranteed with Rental or Used book purchases.

Purchase Benefits

  • Free Shipping Icon Free Shipping On Orders Over $35!
    Your order must be $35 or more to qualify for free economy shipping. Bulk sales, PO's, Marketplace items, eBooks and apparel do not qualify for this offer.
  • eCampus.com Logo Get Rewarded for Ordering Your Textbooks! Enroll Now
List Price: $159.99 Save up to $126.58
  • Buy Used
    $119.99
    Add to Cart Free Shipping Icon Free Shipping

    USUALLY SHIPS IN 2-4 BUSINESS DAYS

Supplemental Materials

What is included with this book?

Summary

In the arena of Parasitic-Aware Design of CMOS RF Circuits, efforts are aimed at the realization of true single-chip radios with few, if any, off-chip components. Ironically, the on-chip passive components required for RF integration pose miore serious challenges to SOC integration than the active CMOS and BJT devices. This is not surprising since modern digital IC designs are dominated as much, or more, by interconnectg characteristics than by active device properties. In any event, the co-integration of active and passive devices in RFIC design represents a serious design problem and an even more daunting manufacturing challenge. If conventional mixed-signal design techniques are employed, parasitics associated with passive elements (resistors, capacitors, inductors, transformers, pads, etc.) and the package effectively de-tune RF circuits rendering them sub-optimal or virtually useless. Hence, dealing with parasitics in an effective way as part of the design process is an essential emerging methodology in modern SOC design. The parasitic-aware RF circuit synthesis techinques described in this book effectively address this critical problem.

Table of Contents

Dedication v
Contributing Authors xiii
Preface 1(1)
Part I: Background On Parasitic-Aware Optimization
1(64)
Introduction
3(6)
Introduction
3(2)
Overview of Wireless Transceivers
5(2)
Outline of The Book
7(2)
Modeling of On-Chip Passive and Active Components
9(30)
Monolithic Inductors
9(15)
Background on Monolithic Inductors
9(1)
Monolithic Inductor Realizations
10(1)
Monolithic Inductor Models
11(2)
Expressions for the Lumped Inductor Model
13(2)
Monolithic Transformers
15(3)
Monolithic 3-D Structures
18(2)
Parasitic-Aware Inductor Model
20(4)
Monolithic Varactors
24(7)
Diode Varactor
24(1)
Inversion-Mode MOS Varactors
25(5)
Accumulation-Mode Mosfet
30(1)
MOS Transistors
31(8)
MOS Transistor High Frequency Model
31(3)
Noise Model of MOS Transistor
34(5)
Parasitic-Aware Optimization
39(26)
Gradient Decent Optimization
40(1)
Simulated Annealing
41(3)
Simulated Annealing with Tunneling Process
44(8)
Tunneling Process
44(3)
Local Optimization Algorithm
47(2)
Adaptive Temp Coefficient Determination
49(1)
Comparison between SA and ASAT
50(2)
Genetic Algorithm (GA)
52(3)
Particle Swarm Optimization (PSO)
55(7)
Particle Swarm Optimization Algorithm Theory
55(4)
Optimization Procedure
59(1)
Optimization Parameters
60(2)
Post PVT Variation Optimization
62(3)
Part II: Optimization of CMOS RF Circuits
65(96)
Optimization of CMOS Low Noise Amplifiers
67(22)
Low Noise Amplifier
67(9)
Noise
67(1)
Thermal noise
67(2)
Noise figure
69(1)
Linearity
70(1)
1dB gain compression point
70(2)
Two-tone test (IIP2 and IIP3)
72(4)
Design of Low Noise Amplifier
76(4)
Optimization of Low Noise Amplifiers
80(9)
Calculating Gate Induced Noise in Spice
80(1)
Calculating Noise Figure in Spice
81(1)
Saving Optimization Time
82(2)
Cost Function
84(1)
Parameters to be Optimized
84(1)
Optimization Simulation Result
84(5)
Optimization of CMOS Mixers
89(16)
Mixer
89(1)
Single Balanced Mixer
90(7)
Conversion Gain
91(1)
Linearity
92(1)
IIP3
92(1)
Calculating IIP3 and conversion power gain
93(2)
Noise Figure
95(1)
DSB and SSB
95(1)
PSS simulation
96(1)
LO Leakage
96(1)
Double Balanced Mixer
97(1)
Design of Mixers
98(1)
Optimization of Mixers
99(6)
Cost Function
99(1)
Parameter to be Optimized
100(1)
Optimization Simulation Results
100(5)
Optimization of CMOS Oscillators
105(18)
CMOS Oscillators
105(4)
Phase Noise
109(4)
Effects of Phase Noise
109(2)
Lesson Phase Noise Model
111(1)
Hajimiri Phase Noise Model
112(1)
Design of VCO
113(2)
Optimization of CMOS VCO
115(8)
Optimization of VCO
116(1)
Optimization Results
117(6)
Optimization of CMOS RF Power Amplifiers
123(22)
RF Power Amplifiers
123(14)
Linear Amplifier: Class-A, B, AB, and C
124(1)
Class-A Power Amplifier
124(2)
Class-B Amplifier
126(1)
Class-C Amplifier and Class-AB Amplifier
127(4)
Nonlinear Power Amplifiers: Class-F and Class-E
131(1)
Class-F PA
132(2)
Class-E PA
134(3)
Design of Power Amplifier
137(1)
Optimization of Power Amplifier
137(4)
Post PVT Optimization
141(4)
Optimization of Ultra-Wideband Amplifiers
145(16)
CMOS Ultra-Wideband Amplifiers
145(7)
Distributed Amplification Theory
145(3)
CMOS Distributed Amplifier
148(1)
Effects of Loss in CMOS Distributed Amplifiers
149(3)
Design of CMOS Ultra-Wideband Amplifier
152(3)
Optimization of CMOS Ultra-Wideband Amplifier
155(6)
Optimization of a CMOS Distributed Amplifier
156(1)
Optimization Results
156(5)
Index 161

Supplemental Materials

What is included with this book?

The New copy of this book will include any supplemental materials advertised. Please check the title of the book to determine if it should include any access cards, study guides, lab manuals, CDs, etc.

The Used, Rental and eBook copies of this book are not guaranteed to include any supplemental materials. Typically, only the book itself is included. This is true even if the title states it includes any access cards, study guides, lab manuals, CDs, etc.

Rewards Program