did-you-know? rent-now

Amazon no longer offers textbook rentals. We do!

did-you-know? rent-now

Amazon no longer offers textbook rentals. We do!

We're the #1 textbook rental company. Let us show you why.

9783540693291

Languages and Compilers for Parallel Computing: 18th International Workshop, Lcpc 2005, Hawthorne, Ny, USA, October 20 - 22, 2005, Revised Selected Papers

by ; ; ;
  • ISBN13:

    9783540693291

  • ISBN10:

    3540693297

  • Format: Paperback
  • Copyright: 2006-06-30
  • Publisher: Springer-Verlag New York Inc

Note: Supplemental materials are not guaranteed with Rental or Used book purchases.

Purchase Benefits

List Price: $129.00 Save up to $110.44
  • Buy Used
    $96.75
    Add to Cart Free Shipping Icon Free Shipping

    USUALLY SHIPS IN 2-4 BUSINESS DAYS

Supplemental Materials

What is included with this book?

Summary

This book constitutes the thoroughly refereed post-proceedings of the 18th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2005, held in Hawthorne, NY, USA in October 2005. The 26 revised full papers and 8 short papers presented were carefully selected during two rounds of reviewing and improvement. The papers are organized in topical sections on register optimization, compiling for FPGA's and network processors, model-driven and empirical optimization, parallel languages, speculative execution, run-time environments, high-productivity languages for HPC: compiler challenges, and compile-time analysis.

Table of Contents

Revisiting graph coloring register allocation : a study of the Chaitin-Briggs and Callahan-Koblenz algorithmsp. 1
Register pressure in software-pipelined loop nests : fast computation and impact on architecture designp. 17
Manipulating MAXLIVE for spill-free register allocationp. 32
Optimizing packet accesses for a domain specific language on network processorsp. 47
Array replication to increase parallelism in applications mapped to configurable architecturesp. 62
Generation of control and data flow graphs from scheduled and pipelined assembly codep. 76
Applying data copy to improve memory performance of general array computationsp. 91
A cache-conscious profitability model for empirical tuning of loop fusionp. 106
Optimizing matrix multiplication with a classifier learning systemp. 121
A language for the compact representation of multiple program versionsp. 136
Efficient computation of may-happen-in-parallel information for concurrent Java programsp. 152
Evaluating the impact of thread escape analysis on a memory consistency model-aware compilerp. 170
Concurrency analysis for parallel programs with textually aligned barriersp. 185
Titanium performance and potential : an NPB experimental studyp. 200
Efficient search-space pruning for integrated fusion and tiling transformationsp. 215
Automatic measurement of instruction cache capacityp. 230
Combined ILP and register tiling : analytical model and optimization frameworkp. 244
Analytic models and empirical search : a hybrid approach to code optimizationp. 259
Testing speculative work in a lazy/eager parallel functional languagep. 274
Loop selection for thread-level speculationp. 289
Software thread level speculation for the Java language and virtual machine environmentp. 304
Lightweight monitoring of the progress of remotely executing computationsp. 319
Using platform-specific performance counters for dynamic compilationp. 334
A domain-specific interpreter for parallelizing a large mixed-language visualisation applicationp. 347
Compiler control power saving scheme for multi core processorsp. 362
Code transformations for one-pass analysisp. 377
Scalable array SSA and array data flow analysisp. 397
Interprocedural symbolic range propagation for optimizing compilersp. 413
Parallelization of utility programs based on behavior phase analysisp. 425
A systematic approach to model-guided empirical search for memory hierarchy optimizationp. 433
An efficient approach for self-scheduling parallel loops on multiprogrammed parallel computersp. 441
Dynamic compilation for reducing energy consumption of I/O-intensive applicationsp. 450
Supporting SELL for high-performance computingp. 458
Compiler supports and optimizations for PAC VLIW DSP processorsp. 466
Table of Contents provided by Blackwell. All Rights Reserved.

Supplemental Materials

What is included with this book?

The New copy of this book will include any supplemental materials advertised. Please check the title of the book to determine if it should include any access cards, study guides, lab manuals, CDs, etc.

The Used, Rental and eBook copies of this book are not guaranteed to include any supplemental materials. Typically, only the book itself is included. This is true even if the title states it includes any access cards, study guides, lab manuals, CDs, etc.

Rewards Program